Abstract-The theory, analysis, and systematic design guidelines for a novel wideband monolithic bandpass -network voltage controlled attenuator (VCA) are presented. A 24-32-GHz VCA was designed and manufactured using 0.15-m GaAs pseudomorphic high electron-mobility transistor (pHEMT) technology. This is the first reported VCA to use a bandpass filter topology to achieve the required operating frequency band and eliminate the effects of parasitic capacitances of the pHEMTs. The bandpass filter absorbs the parasitic capacitances and thereby eliminates their detrimental effects.
Abstract-The theory, analysis, and systematic design guidelines for a novel wideband monolithic bandpass -network voltage controlled attenuator (VCA) are presented. A 24-32-GHz VCA was designed and manufactured using 0.15-m GaAs pseudomorphic high electron-mobility transistor (pHEMT) technology. This is the first reported VCA to use a bandpass filter topology to achieve the required operating frequency band and eliminate the effects of parasitic capacitances of the pHEMTs. The bandpass filter absorbs the parasitic capacitances and thereby eliminates their detrimental effects.
The measured attenuation dynamic range is 12 dB 0.5 dB with minimum insertion loss of 2-3 dB. The input power handling capability is up to 0 dBm. The VCA is well matched and may be placed in a 50-system. Index Terms-Attenuator, bandpass filter, monolithic attenuator, voltage controlled attenuator (VCA).
I. INTRODUCTION
T HE RESEARCH presented here was undertaken as a part of the efforts to develop wideband millimeter-wave components for a local multipoint distribution system (LMDS). This paper is an expansion of the work reported in [1] by including additional details taken from [2] .
Attenuators are found in a variety of applications in communication systems. The main applications are feedback networks, transceivers, and temperature-compensation networks. Some specific applications include automatic level (or gain) control systems, switches, broadband microwave leveling loops, and amplitude stabilization in oscillators [3] - [11] .
The specific voltage controlled attenuator (VCA) design presented in this paper is targeted for an automatic level control system used in LMDS.
The common resistive network topologies utilized in attenuators are the -network, -network, and bridge-T network [3] .
Traditionally, variable attenuators are realized using p-i-n diodes and a pair of couplers in a balanced configuration. Recently, over the past two decades, MESFETs and high electron-mobility transistors (HEMTs) are being used increasingly in the design of variable attenuators. These devices, both p-i-n diodes and field-effect transistors (FETs), are used as variable resistors whose resistance is controlled by the applied dc stimulus (current or voltage) [3] , [4] . p-i-n diodes need a considerable amount of applied dc current to achieve low resistances, thus consuming high dc power. This is the main disadvantage in using p-i-n diodes for a variable attenuator even though they are insensitive to frequency changes [3] , [4] . In an FET, very little dc-bias current is needed to achieve low resistances; therefore, dc power consumption is low. This is the main advantage of using an FET in a variable attenuator. Hence, the research in [2] uses FETs in the variable attenuator design even though the parasitic elements (mainly capacitances) have a significant effect on the minimum and maximum attenuation at high frequencies [3] - [5] , [8] , [12] , [13] .
Most reported variable attenuators using FETs address the issues of eliminating parasitic capacitances, increasing attenuation dynamic range, and improving linearity [6] , [8] , [13] - [16] . Others tackle the issue of increasing power handling capability [5] , [17] . Yet some address the issue of phase flatness with respect to attenuation settings [18] .
The methods reported to eliminate the parasitic capacitances and improve linearity and dynamic range vary. Reference [6] uses feedback to control input and output return losses as attenuation is changed and achieves 12-dB dynamic range from 2 to 8 GHz. Reference [8] uses a parallel combination of FETs in both the series and shunt arms of the -network attenuator achieving 12-dB dynamic range over 1-6 GHz. In [13] , the author uses a -network in which the shunt arm FET is distributed into four smaller cells (FETs) interconnected by highimpedance transmission lines, and a 50-resistor is placed in parallel with each series FET. The result of this is a dynamic range of 30 dB from dc to 50 GHz. In [14] , the author utilizes a bridged-T network in which the series and shunt FETs are each a parallel combination of several FETs with a resistive gate voltage divider. The result is improved linearity with a dynamic range of 12 dB from dc to 8 GHz. Reference [15] shows a -attenuator in which the series arm consists of two cascaded FETs achieving 40-dB dynamic range for code division multiple access (CDMA) applications (900 MHz). Reference [16] employs a gate pinchoff tracker for both the series and shunt FETs in the -attenuator resulting in 20-dB linear dynamic range at 900 MHz.
In the following sections, a new method of eliminating parasitic capacitances and achieving linear attenuation with good dynamic range will be presented. The method involves implementation of a bandpass filter design approach for the variable -attenuator. In this design approach, the parasitic capacitances are absorbed by the bandpass filter structure. Thus, the new design approach not only serves the formerly stated purpose, but also achieves the desired wide operating frequency range. The theory, analysis, and systematic design guidelines for the wideband VCA, including the measured results of a 24-32 GHz VCA are presented in the following sections.
II. DESIGN OF THE VCA
The VCA uses FETs to achieve variable attenuation in a -network topology. The VCA is implemented with a 0.15-m pseudomorphic high electron-mobility transistor (pHEMT) process on a 75-m-thick wafer.
A. Attenuator Circuit Topologies
There are several circuit topologies for attenuators. The main types are the -type and -type, as shown in Figs. 1 and 2, respectively. They are comprised of three resistors. Variable attenuation is achieved by varying all three resistors, and , in a fashion shown in the graph of Fig. 3 . These curves are obtained by using image impedance and circuit analysis theory to generate the appropriate equations for each topology [2] . This graph depicts that minimum attenuation can be determined by the minimum achievable value of . It also shows that -type attenuators have less attenuation than -type attenuators. To obtain linear attenuation with respect to control voltage, both and should have a prescribed relationship between their values and the control voltage (or current) of the attenuator for any topology [3] - [5] , [12] , [14] .
B. FET Attenuator Design
In FETs, the drain-to-source resistance is proportional to the applied gate voltage when the drain-to-source voltage and current are zero. Also, when the FET is unbiased, the transconductance is zero, thereby simplifying the FET model into a combination of resistors and capacitors, represented as a parallel RC circuit with an effective resistance and an effective capacitance . The equivalent circuit is shown in Fig. 4 . The FET attenuator relies primarily on the variation of by varying the applied gate voltage; however, parasitic capacitances and resistances do exist. These parasitic capacitances have a significant influence on the VCA performance at high frequencies [3] - [5] , [8] , [12] , [13] .
Not only does the value of (hence, the effective resistance) depend on the gate potential, but also it depends on the gatewidth of the FET. Increasing the gatewidth, or increasing the number of fingers, decreases , but the parasitic capacitances increase in value. These larger capacitances limit the dynamic range of attenuation, especially at higher frequencies, where the FET is predominantly capacitive; whereas at lower frequencies, the FET is predominantly resistive [3] - [6] , [8] , [11] - [13] .
In addition to gate potential and gatewidth, the effective resistance and capacitance are dependent on frequency as well [2] .
With all of this said, careful analysis must be carried out to select the optimum topology and FET sizes in order to obtain the characteristic of linear attenuation versus voltage. This is done by analyzing the output admittance of the FET(s).
The analysis of the output admittance of several FET sizes involves varying the gate voltage (up to pinchoff voltage) of each FET over the frequency range of interest. The output admittance is defined as , where is the output resistance, is the output capacitance, and is frequency. In effect, the FET is reduced to a simple parallel RC combination where and , as shown in Fig. 4 .
The FET sizes analyzed were 50, 100, 200, 300, 400, 500, 600, and 700 m. The results showed that as gatewidth increases, decreases and increases for the same gate voltage and frequency, as increases, increases and increases for the same gatewidth and frequency, and as frequency increases, decreases and increases for the same gatewidth and gate voltage [2] .
After obtaining the relationships between , , and attenuation for both the and -networks, and after obtaining the and data for the different FET sizes, both sets of data were analyzed to determine possible combinations of FETs that will give the attenuation dynamic range of interest, which is 10 dB in this design.
Three topologies were studied (one -type and two -type) from which one of the -type FET attenuators was selected. This selected -type FET attenuator was the only VCA that could potentially give the desired attenuation dynamic range. However, simulations pointed out that the attenuation dynamic range was limited at the higher frequencies of the band of interest. Replacing the FETs with each of their corresponding value showed that 10 dB of attenuation dynamic range is possible. Therefore, the limitation of the attenuation dynamic range is attributed to the effect of the parasitic capacitances of the FETs.
The FET selection also involves careful analysis of the optimum voltage control settings that would give maximum linear dynamic range of attenuation with minimal insertion loss at the low setting [2] . The VCA uses two voltage controls: in the case of the -network, one for both of the series arm FETs and one for the shunt arm FET ; and in the case of the -network, one for the series arm FET and one for both of the shunt arm FETs . After extensive analysis, the -network topology was selected with a 300-m FET in the series arm and a 200-m FET in each of the shunt arms, as shown in Fig. 5 . The analysis included varying combinations of gatewidths, adjusting the resistance of each FET by adding a corresponding series or shunt resistor (this turned out to be unnecessary), and varying gate voltages to obtain the expected performance. Each gate voltage of the -network FET attenuator was varied from 0 V to pinchoff voltage 0.6 V, resulting in 169 pairs of control voltage settings. Only 11 pairs of control voltage settings were Usually the FET size and the breakdown voltage of the process limit the power handling capability of an attenuator. The resistance of the FET will become nonlinear if the RF voltage swing becomes too large or exceeds the knee voltage of the I-V curve; thus, the attenuation will start to change with the input power level. If the RF voltage swings into the breakdown region, attenuation will increase [12] , [13] .
C. Bandpass Filter Topology for the Attenuator
In order to absorb the parasitic capacitances and, hence, eliminate their effects, a filter topology is superimposed onto the -network FET attenuator.
A bandpass filter topology was chosen since the frequency range of interest was 24-42 GHz. The filter design followed the constant-image parameter method, where the inductors in the filter together with of the FETs absorb the effect of the capacitors [13] , [19] .
In [19] , it is shown that a bandpass filter can be formed by using -and -sections, as shown in Fig. 6 , where . In order to implement the FET attenuator shown in Fig. 5 in a bandpass filter network, it is evident from Fig. 6 that one can use either two cascaded -sections or one -section. The -section has fewer components than the two cascaded -sections; hence, it was chosen for the design to minimize overall size.
Therefore, using of the 300-m FET in the series arm and using of the 200-m FET in the shunt arms, the bandpass -attenuator can be implemented as shown in Fig. 7 , where and are external elements. The bandpass filter structure (Fig. 7) absorbs the parasitic capacitances of the FETs . The design equations for an ideal bandpass filter obtained from [20] are (1) (2) (3) (4) (5) (6) Here, is the center frequency of the band, and are the lower and upper cutoff frequencies, respectively, is the image impedance at , and , , , and are shown in Fig. 7 . From (1)- (6), it can be inferred that: 1) for a certain , (the product) is fixed by (6) and 2) for a given and (i.e., of the FET), (the difference) is fixed by (4) .
These two conditions are very important in classical bandpass filter design.
The ideal -section bandpass filter (Fig. 6 ) was simulated using ideal lumped elements to observe the behavior of the filter before adding the FETs, where the value of was that of the calculated using (2) and the value of was that of the respective FET. The simulation of the -section filter gave expected results in a passband wider than 24-42 GHz. The insertion loss of the ideal filter was 0 dB, the phase of varied linearly with frequency, and the input and output return losses were better than 20 dB.
In the design of constant-filters using the image parameter technique, it is required to terminate the two ports in the image impedance of the filter [19] , [20] . Depending on the filter topology, an appropriate termination circuit is used [21] . The termination circuit was taken from [20] . It is an -derived halfsection filter, the schematic diagram and design equations of which are shown in Fig. 8 .
In this design, the image impedance termination circuit was found to be unnecessary since the ports were well matched to 50 without the terminating networks in the frequency band of interest.
D. Bandpass -Attenuator Design and Implementation
Ideal resistors were added to the ideal -section bandpass filter with the values corresponding to the of the respective FETs. The resistors were added in parallel to the corresponding capacitors, and their values were chosen at the low end of the frequency band (24 GHz) and a midpoint of voltage control, where . This circuit should emulate the behavior of the bandpass -attenuator with FETs. However, compared to the results of the -attenuator with FETs only, the passband shifted to the right, moving the center frequency of the band up, hence, shifting attenuation (insertion loss) and return loss performance to the right as well, rendering poor performance in the band of interest. The foregoing effect is due to the difference between the calculated value of and the actual value of of the corresponding FET. Therefore, in order to compensate for this shift in the frequency band, the design constraints for (1)- (6) Using (5) with , and were calculated. Using (1) and (3), the product and the difference of the lower and upper cutoff frequencies were then calculated. This approach helped center the passband more effectively than following the standard design constraints.
Simulating (using Agilent Technologies' ADS simulation tools) this alternative design of the ideal -section bandpass filter using lumped capacitors and inductors resulted in shifting the passband to the left. Thus, adding the ideal resistors with values corresponding to the of the respective FETs to this alternative ideal -section bandpass filter resulted in shifting the passband to the right, thereby centering the passband at the frequency of interest. The simulation results of the lossy filter designed by using an alternative approach are shown in The optimal VCA network is shown in Fig. 10 after adding dc blocking capacitors at the RF input and output ports.
The resulting circuit was then implemented in microstrip form using a 0.15-m pHEMT process on a 75-m-thick wafer. The ideal dc blocking capacitors were replaced by metal-insulator-metal (MIM) capacitors. The inductors were replaced by meandered high-impedance microstrip transmission lines. Two RF pads were added for the input and output ports, and three dc pads were added for the control voltages. Some optimizations (using ADS) were performed to accommodate for the effect that the RF and dc pads had on performance. The 11 pairs (Table I) . of control voltages were also adjusted to give better linearity performance of attenuation versus control voltage settings. The final layout of the attenuator is shown in Fig. 11 .
III. MEASURED RESULTS
The VCA was fabricated at Fujitsu Quantum Devices, and tested at Fujitsu Compound Semiconductor Inc. (now Fig. 12 .
The measurements of the VCA consisted of -parameters and power measurements over the frequency range of 24-42 GHz at each of the 11 pairs of control voltage settings (bias points) of and . Table I shows the control voltage settings versus absolute measured attenuation. The selection of the control voltage sets is explained in Section II-B.
The -parameter data are shown in Fig. 13 . From the -parameter data, plots of attenuation, phase, and return losses versus control voltage settings were obtained. Fig. 14 shows these plots. The data in Fig. 14(a) shows that the attenuator is fairly linear with a dynamic range of approximately 12 dB 0.5 dB from 24 to 32 GHz, considering linearity from voltage setting 5 to voltage setting 10. In Fig. 14(b) , the phase flatness with respect to voltage control at 24 GHz varies up to 5 for the first ten voltage settings and at 28 GHz for the first eight voltage settings; at frequencies 32 GHz and above, phase flatness deteriorates. The return losses are greater than 10 dB for the first eight attenuation settings from 24 to 32 GHz, as seen in Fig. 14(c) , and up to 38 GHz, as seen in Fig. 13(c) . The minimum insertion loss is 2-3 dB.
Power measurements were obtained from 24 to 32 GHz at 1-GHz steps at each of the 11 pairs of control voltage settings where was varied from 15 to 15 dBm. Plots of versus over frequency and versus frequency over at the fifth control voltage setting are shown in Fig. 15(a) and (b), respectively. The input power handling capability deduced from the data is approximately 0 dBm.
IV. CONCLUSIONS
The theory, analysis, and design of a novel wideband monolithic bandpass -network VCA has been presented. The 24-32-GHz VCA presented here has a linear attenuation dynamic range of approximately 12 dB 0.5 dB with a minimum insertion loss of 2-3 dB. The input power handling capability is approximately 0 dBm. The VCA is well matched and can be placed in a 50-system.
